


REMARKS

Amendments to the specification have been made and are submitted herewith in the attached Substitute Specification. A clean copy of the specification and a marked-up version showing the changes made are attached herewith. The claims and abstract have been amended in the attached Preliminary Amendment. All amendments have been made to place the application in proper U.S. format and to conform with proper grammatical and idiomatic English. None of the amendments herein are made for reasons related to patentability. No new matter has been added.

In the unlikely event that the transmittal letter is separated from this document and the Patent Office determines that an extension and/or other relief is required, applicant petitions for any required relief including extensions of time and authorizes the Commissioner to charge the cost of such petitions and/or other fees due in connection with the filing of this document to **Deposit Account No. 03-1952** referencing docket no. 449122078900. However, the Commissioner is not authorized to charge the cost of the issue fee to the Deposit Account.

Dated: January 7, 2005

Respectfully submitted,

By 

Kevin R. Spivak

Registration No.: 43,148

MORRISON & FOERSTER LLP

1650 Tysons Blvd.

McLean, VA 22102

(703) 760-7762 - Telephone

(703) 760-7777 - Facsimile

New U.S. Appln.
Attorney Docket No.: 449122078900

2003 P 17959

Description

ARRANGEMENT FOR CONNECTING AN OPTICAL WAVEGUIDE TO A
MICROPROCESSOR-CONTROLLED ELECTRICAL APPLIANCE

5

CLAIM FOR PRIORITY

This application is a national stage of PCT/DE2003/002223,
published in the German language on January 15, 2004, and
10 which claims the benefit of priority to German Application
No. DE 102 31 027.0, filed on July 9, 2002.

TECHNICAL FIELD OF THE INVENTION

The invention relates to an arrangement for connecting an
15 optical waveguide to a microprocessor-controlled
electrical appliance.

BACKGROUND OF THE INVENTION

Electrical systems today are frequently of decentralized
20 design, i.e. they have electrical appliances which are
distributed in their arrangement and are normally
microprocessor-controlled. Thus, by way of example, single
appliances for telecommunication, such as
telecommunication terminals and exchange equipment,
25 together form a telecommunication network and single
computers, such as PCs or servers, are connected to one
another to form computer networks. Similarly, "field
transmitters", such as those used in industrial production
processes, power or process engineering systems or else
30 installations for distributing electricity, gas or water,
are normally arranged in decentralized fashion and are
combined to form a network for the purpose of data
interchange with one another and/or with a control center.
Such networks may be designed, by way of example, on the
35 basis of the generally known Ethernet standard.

In communication networks, data to be transmitted between the individual electrical appliances are transmitted using "interconnect media". Such interconnect media used may be, 5 by way of example, electrical transmission lines (such as twisted-pair lines) or optical waveguides. In the case of an optical waveguide, the data are transmitted in the form of pulses of light using optical fibers. To couple them to the respective appliances in the network, the optical 10 waveguides are connected by means of appropriate interfaces to optical transmission and reception chips containing these interfaces.

~~15 The invention relates to an arrangement for connecting an optical waveguide to a microprocessor-controlled electrical appliance having an arithmetic module which is connected to the electrical appliance and has network functionalities for linking the electrical appliance to a network, an interface chip, connected to the arithmetic module, in the form of an integrated circuit chip, and an optical transmission and reception chip which is connected firstly to the interface chip and secondly to the optical waveguide.~~

25 An arrangement of this type is known, by way of example, from the German translation DE 696 15 249 T2 of the European patent specification EP 0 735 706 B1. In the case of the known arrangement, an interface device is described 30 for the purpose of connecting an optical waveguide to an electrical appliance, ~~said the~~ interface device having a first IC (Integrated Circuit) connected to the electrical appliance as an arithmetic module, which is in turn connected to a second IC. The latter provides an interface 35 chip for an optical connector which has an optical transmitter and receiver and is in turn connected to the

optical waveguide. The entire interface device may be used to convert input data generated in an electrical appliance into corresponding pulses of light and to send them to or receive them from a remote electrical appliance via the optical waveguide and to convert them into corresponding output data for the electrical appliance. These output data are made available to the electrical appliance, which can process them further, store them or output them, for example.

10

In this context, the first IC, which is connected directly to the electrical appliance in the case of the known interface device, has the network functionalities required for linking the electrical appliance to the network, that is to say functionalities for controlling, checking and processing the flow of data, such as a logic link control layer (LLC), a media access layer (MAC = Media Access Controller) and a "signal sublayer". These layers represent individual components of the OSI layer model (OSI = Open Systems Interconnection), which describes a general basis for designing and implementing hardware and software for network applications. In this context, the individual layers control the flow of data, for example, or make error recognition and correction functionalities available.

25

The second IC, which is connected to the first IC, serves as a bidirectional interface between this first IC and the optical connector and converts the data which are to be transmitted by the electrical appliance into pulses which the optical connector can understand. Similarly, this second IC converts data received from the optical connector into data which the electrical appliance can understand.

35

The optical connector ~~contains~~ includes an optical

transmitter, such as a light-emitting diode, for transmitting optical pulses at a prescribed wavelength, and an optical receiver, such as a photoreceiver. Suitable connections are used to connect an optical waveguide pair to the optical connector.

SUMMARY OF THE INVENTION

The invention relates to an arrangement for connecting an optical waveguide to a microprocessor-controlled electrical appliance having an arithmetic module which is connected to the electrical appliance and has network functionalities for linking the electrical appliance to a network, an interface chip, connected to the arithmetic module, in the form of an integrated circuit chip, and an optical transmission and reception chip which is connected firstly to the interface chip and secondly to the optical waveguide.

~~Starting from an arrangement of the type mentioned above~~As noted above, the invention ~~is based on the object of specifying~~ specifies a particularly efficient arrangement for connecting an optical waveguide to an electrical appliance.

~~This object is achieved by proposing~~In one embodiment, there is an arrangement of the aforementioned type in which the interface chip has integrated functional modules which provide at least some of the network functionalities.

Within the context of the invention, functional modules are not necessarily separate electronic components, but rather functional modules of this type are integrated completely in the interface chip; their functionality is provided by means of appropriate logic circuits.

The ~~fundamental~~ One advantage of the ~~inventive arrangement~~ invention is that, besides its function as a bidirectional interface between the arithmetic module and the transmission and reception chip, the interface chip
5 also provides network functionalities, which have normally had to be performed by the arithmetic module to date. In other words, at least some of the tasks of the arithmetic module have been moved to the interface chip. Since the interface chip is an integrated circuit chip, such
10 integration of further functions is possible - depending on the complexity of the integrated circuit chip - without any great involvement. This measure significantly relieves the load on a microprocessor which is normally present in the arithmetic module. Under some circumstances, it is
15 even possible to resort to a less powerful microprocessor in this case, which lowers the costs for the overall arrangement. In addition, the lower utilization level of dissipated by emanating from the microprocessor, which is a significant advantage for small electrical appliances in
20 closed housings.

One advantageous ~~refinement~~ embodiment of the ~~inventive arrangement~~ invention is that at least one functional module integrated in the interface chip provides a switch
25 functionality.

A chip with switch functionality in a network sets up connections between individual electrical appliances in the network, the switch allowing a plurality of electrical
30 appliances to communicate with one another at the same time. This means that, by way of example, it is particularly advantageously possible to implement redundancy changeover, that is ~~to say~~ changeover from one electrical appliance to a second electrical appliance (of
35 the same type) as smoothly as possible.

A further advantageous embodiment is that at least one functional module integrated in the interface chip provides a filter functionality. This means that, by way of example, received data can be filtered actually in the interface unit and not in the arithmetic module. Since filtering processes are normally arithmetic-intensive operations, moving the filtering to the interface chip again relieves the load on the arithmetic module's microprocessor.

In line with further advantageous embodiments, the interface chip may be formed, by way of example, by a programmable circuit chip, such as an EPLD (Electrically Programmable Logic Device) or an FPGA (Field Programmable Gate Array), and also by a nonprogrammable circuit chip, such as an ASIC (Application-Specific Integrated Circuit).

An ASIC may advantageously be used particularly in areas where large quantities of the same circuit chip are intended to be manufactured at low manufacturing cost. By contrast, the use of programmable circuit chips, such as an FPGA or an EPLD, is suitable particularly for appliances which are produced in low to medium quantities.

An advantage of ~~all of these~~ embodiments is, in particular, that the interface chip can be matched to the respectively demanded application on a variable basis. Besides the opportunity to provide almost any network functionalities in a circuit chip of corresponding complexity, producing an optical interface which permits low-power transmission light-emitting diodes to be connected also allows significant minimization of the power loss from the overall arrangement, for example.

BRIEF DESCRIPTION OF THE DRAWINGS

~~To explain the invention further, the~~ The invention is

described in more detail below with reference to exemplary
embodiments with respect to the drawings, in which:

5 ~~f~~Figure 1 shows a schematic view of an exemplary
embodiment of an arrangement for linking an optical
waveguide to a microprocessor-controlled electrical
appliance.

DETAILED DESCRIPTION OF THE INVENTION

10 ~~In this context, the f~~Figure 1 shows (in a frame drawn in
dashed lines) an arrangement 1 for linking an optical
waveguide pair 2 to a microprocessor-controlled electrical
appliance 3 (only the start of which is shown in the
figure). The microprocessor-controlled electrical
15 appliance 3 may be, by way of example, a computer, an
appliance for telecommunication or a field transmitter,
for example in a control system, for controlling the
distribution of electricity.

20 The arrangement 1 has an arithmetic chip 4 which is
connected to the electrical appliance 3 by means of
appropriate electrical connections 5 - indicated merely
schematically in the figure. The arithmetic chip 4 is used
to control the data interchange between the electrical
25 appliance 3 and a remotely arranged further electrical
appliance via the optical waveguides 2. To this end, the
arithmetic chip 4 contains, inter alia, a microprocessor
4a and a "media access controller" (MAC) 4b. The
arithmetic chip is also connected via connections 6 to an
30 interface chip 7, which in turn is connected to a
transmission and reception chip 9 via further connections
8. The transmission and reception chip contains an optical
transmitter 9a, for example in the form of a light-
emitting diode, and an optical receiver 9b, for example in
35 the form of a photoreceiver. The transmission and
reception chip 9 is connected to the optical waveguides 2

via appropriate optical couplers 10. Normally, a respective optical waveguide is available both for the reception direction and for the transmission direction.

5 The interface chip 7 is in the form of an integrated circuit chip, such as a programmable circuit chip - for example an FPGA or an EPLD -, or of a nonprogrammable circuit chip - for example an ASIC. Such integrated circuit chips have the particular advantage that their
10 design can be tailored exactly to their later function of use; it is thus possible to develop an exactly suitable integrated circuit chip for every function of use. For this purpose, there are special design tools, but these will not be discussed in more detail at this juncture. The
15 interface chip 7 serves, in line with its original function, first of all as a converter of data which are to be transmitted from the electrical appliance to the optical transmission and reception chip via the arithmetic chip, or to be received in the opposite direction. To this
20 end, the interface chip 7 converts the data which are output by the arithmetic module 4 on the basis of a standard for optical interfaces (for example PECL = Pseudo Emitter Coupled Logic) and outputs them to the optical transmission and reception chip 9, where they are
25 converted into corresponding pulses of light and are transmitted via the optical waveguides 2. Besides its interface functionality, the interface chip 7 has functional modules 7a, 7b and 7c - indicated merely schematically in the figure - which provide network
30 functionalities. By way of example, the functional module 7a may provide a switch functionality in this case and may thus control the connection of two electrical appliances via a network. The switch functionality may likewise be used to perform rapid redundancy changeover in the event
35 of failure of the electrical appliance 3, in which case there is changeover to an electrical appliance of the same

type. By way of example, the functional module 7b represents an electronic filter, e.g. for filtering received data. Since the interface chip 7 is an integrated circuit chip, all such functions may be integrated into it in the form of an appropriate logic circuit designed for the interface chip 7. The performance of the corresponding functions by the interface chip 7 relieves the load on the microprocessor 4a in the arithmetic chip 4 to a significant extent and increases the efficiency of the entire arrangement overall. If appropriate, it is also possible to resort to a less powerful microprocessor 4a, which would make the overall arrangement less expensive. In addition, relieving the load on the microprocessor 4a means that it is possible to reduce the amount of heat dissipated by the arithmetic chip 4a, which affords the advantage of a lower cooling requirement for the arrangement particularly in the case of a space-saving design for the overall arrangement 1 or when the arrangement is in a small housing. In addition, the fact that the interface chip 7 in the form of an FPGA, of an EPLD or of an ASIC can be tailored to its application on a variable basis means that it is also possible to provide an optical interface having low power loss, for example a TTL interface (TTL = Transistor-Transistor Logic), in this case. This allows less powerful light-emitting diodes to be actuated in the transmission and reception chip 9 and allows the power consumption and hence the heat dissipation of the overall arrangement 1 to be significantly reduced.

30

In comparison with hitherto frequently used "PHY transceivers" as interface chips, which frequently provide both an optical and an electrical interface, consciously omitting the electrical interface also allows the power loss and hence the evolution of heat from the overall arrangement 1 to be kept comparatively low.

35

The overall arrangement 1 may be held, by way of example, in an external housing and may be connected to the electrical appliance 3 by means of an appropriate interface connection. Normally, however, the arrangement 1 will be implemented on a push-in printed circuit board, for example, and will be inserted into the electrical appliance 3. In such a case, the reduced evolution of heat from the arrangement 1 is also of benefit to the overall electrical appliance.

2003-P-17959

- 11 -

~~Patent claims~~ What is claimed is:

Abstract

**ARRANGEMENT FOR CONNECTING AN OPTICAL WAVEGUIDE TO A
MICROPROCESSOR-CONTROLLED ELECTRICAL APPLIANCE**

The invention relates to an arrangement—(1) for connecting an optical waveguide (2)—to a microprocessor-controlled electrical appliance—(3) having an arithmetic module—(4) which is connected to the electrical appliance—(3) and has network functionalities for linking the electrical appliance (3) to a network, an interface chip—(7), connected to the arithmetic module—(4), in the form of an integrated circuit chip, and an optical transmission and reception chip—(9) which is connected firstly to the interface chip (7)—and secondly to the optical waveguide—(2). In order to make such an arrangement—(1) particularly efficient, provision is made for the interface chip—(7) to have integrated functional modules—(7a, 7b, 7c)—which provide at least some of the network functionalities.

Figure 1